# Jack Toubes

jt1065@princeton.edu | (310) 270-3512 | Princeton NJ, 08540

# **Research Focus**

Electrical and Computer Engineering major with research experience spanning the heart of the computing stack, from microarchitecture to systems, **looking to develop more sustainable computer systems as a graduate student**, to slow the growth of computing related emissions.

## Education

UC Berkeley, PhD in Electrical Engineering and Computer Science	Starting Sep 2025
<ul> <li>Princeton University, BSE in Electrical and Computer Engineering</li> <li>Charles Ira Young Memorial Tablet and Medal (department's highest prize)</li> <li>2025 NSF GRFP Honorable Mention</li> </ul>	Sep 2021 – May 2025
• Overall GPA: 3.96/4.0,	
• Relevant Coursework: Computer Architecture, Embedded Systems, Design of Va Computer System Design (systems programming), Contemporary Logic Design	LSI Systems, Principles of
Research Experience	
Senior Thesis: Sustainable Heterogeneous Architectures, Advised by Prof. Margaret Martonosi	Sep 2024 – Present
• My work on sharing memory for sustainable hardware accelerators has been sub MICRO 2025.	mitted for publication at
• This work centered on identifying sustainable ways to incorporate hardware accelering the benefits and drawbacks of reconfigurability and specialization.	elerators into SoCs, by
• Though highly specialized fixed-function accelerators emit less operational carbo energy) than reconfigurable ones, the latter may be more sustainable, as they de for many kernels, leading to a decrease in the embodied (manufacturing related)	n (consume less power and crease area when time-shared emissions of an SoC.
• Similarly, accelerators which share memory hardware may be able to reduce emis decreased by sharing memory offset the embodied and operational emissions over	ssions if the embodied emissions erheads required for sharing.
• To find the ideal design point, I analyzed the sustainability of a spectrum of accel homogeneous Coarse Grained Reconfigurable Arrays (CGRAs) (completely recon- fixed-function domain specific accelerators (fully-specialized), including middle- <i>heterogeneous</i> CGRAs, and fixed function compute with memory sharing (FFSM).	lerator architectures, from figurable) to completely ground design points like
• My results demonstrated that sharing memory is a significant sustainability win h SRAM in a contemeporary SoC's area, whereas sharing compute hardware is gen	because of the dominant role of the ally a less sustainable choice.
ILA-PPA, Advised by Prof. Sharad Malik	May 2024 – Sep 2024
• ILA-PPA is my own independent work, performed over the Summer of 2024.	
• ILA-PPA enables power, performance, and area (PPA) estimation from a behavior accelerator called an Instruction Level Abstraction (ILA).	al description of a hardware
• ILA-PPA seeks to enable earlier decision making, saving time and money when collater in the accelerator development process.	ompared to making changes
• The ILA-PPA methodology schedules an accelerator's operations and assigns then user-provided configuration parameters. This schedule leads to a reasonable estimate to implement an accelerator, and how it needs to be connected.	n hardware blocks according to mate of the hardware required
• This hardware estimate is integrated with highly configurable PPA models in order the accelerator.	er to produce PPA estimates for
• Early results show that by taking advantage of the parallel structure of the ILA, I	LA-PPA runs faster than similar

tools which use sequential behavioral models, and orders of magnitude faster than HLS and RTL synthesis tools,

making design space exploration more efficient.

#### ILAng-Aladdin, Advised by Prof. Sharad Malik

- ILAng-Aladdin was my own, junior year independent work (ECE 398 on my transcript).
- ILAng-Aladdin was a predecessor to ILA-PPA in function (PPA estimation from an ILA) and motivation.
- I developed a tool to generate an architecturally accurate C-language simulation of an accelerator from it's ILA, which can be fed to Aladdin (a pre-RTL PPA analyzer) for PPA estimation.
- I updated Aladdin's core to be compatible with LLVM-18 and C23, it's scheduler, analyzer, and PPA models to better match the ILA model of an accelerator, and fixed many lingering bugs in the Aladdin codebase.
- I also integrated the PPA results from Aladdin back into the ecosystem surrounding the ILA (this ecosystem is called ILAng), enabling entire workload estimation when combined with the existing ILAng functional simulator.

### Encapsulated Functions, Advised by Prof. Amit Levy

- Encapsulated Functions has been accepted for publication at OSDI 2025. I will be listed as the second author.
- Encapsulated Functions fortifies single-process, cross programming language interactions (like foreign function interfaces).
- This fortification is necessary since, even with completely correct code, differences in the expectations of two interacting languages (for example what valid values a given type can contain) can lead to undefined behavior.
- The Encapsulated Functions paradigm involves using a novel type system and a swappable memory protection mechanism to carefully mediate cross-language interactions, in order to prevent one language's invariants from being invalidated by the other language's actions.
- I played a role in the development of our sample implementation's core, including it's dynamic library loading, and it's custom memory allocator. I was also responsible for most of the application based evaluation.
- I co-wrote a significant portion of the the Encapsulated Functions paper, and helped edit/revise the rest.

# **Industry Experience**

May 2023 - Aug 2023 Embedded Systems Research Intern, NASA's Jet Propulsion Laboratory (JPL)

- I developed the bare metal embedded software infrastructure for a JPL designed low-power single board computer (SBC) to prepare it for use in future flight projects.
- I designed, programmed, and tested hardware drivers, implemented a bare metal nand-flash filesystem, and interfaced the SBC with Nasa's F-prime (F') framework, for ease of future development.
- I built a proof of concept flight application demonstrating my software's capabilities which could be used as a template or a building point for future flight projects.

#### Engineering Intern, Mercury Systems

• I supported the systems, software, and electrical engineering teams with a variety of technical tasks, including writing software for internal metrics, tending to system requirements, and writing internal tests for transport layer networking software.

## **Teaching Experience**

Teaching Assistant, Electronic Circuit Design, Analysis and Implementation Feb 2025 - May 2025

Feb 2024 - May 2024

Sep 2024 – Dec 2024

- I helped students through technical lab assignments, including circuit construction, measurement, and analysis.
- I worked with students to understand circuit analysis using weekly practice and homework problems.

#### Teaching Assistant, Robotics and Autonomous Systems (Carlab)

- "Carlab" is Princeton's flagship junior year ECE class. In Carlab, students build a small, autonomously controlled car which is expected to perform certain tasks, such as controlling its speed and navigating around a course.
- I help students with both hardware and software debugging of their cars, brainstorming solutions to problems, and thinking of ideas for final projects. I also generally provide guidance to the ECE juniors.

Nov 2023 - May 2024

Jun 2022 – Aug 2022

Nov 2023 – Present